<link href="https://fonts.googleapis.com/css2?family=Caveat:wght@500;700&family=JetBrains+Mono:wght@400;500;600&family=Plus+Jakarta+Sans:wght@600;700;800&display=swap" rel="stylesheet" /> Skip to main contentEngineering Courses, Mentoring & Jobs | EveryEng
Digital Integrated Circuits banner
Preview this course

Digital Integrated Circuits

Digital Integrated Circuits banner
Preview this course
Self-paced Advanced

Digital Integrated Circuits

3(115)
135 views
FREE
1242 min
Anytime
English
135 views
Engineering Academy
Engineering AcademyLearn Without Limits: Free Engineering Courses
  • Lifetime access
  • Certificate of completion
  • Anytime Learning
  • Learn from Industry Expert
Volume pricing for groups of 5+

Why enroll

Participants join this course to understand how digital circuits are actually built inside chips, not just at the block-diagram level. It helps students connect basic electronics and logic design with real integrated circuit implementation, which is essential for careers in VLSI, semiconductor, and embedded systems. The course also strengthens core concepts needed for higher studies, competitive exams, and industry-oriented design roles, making learners more confident in modern digital hardware design.

Is this course for you?

You should take this if

  • You work in Automotive
  • You're a Electrical Engineering professional
  • You have 3+ years of hands-on experience in this field
  • You want to build skills in Engineering & Design, Project Management

You should skip if

  • You're new to this field with no prior experience
  • You need a different specialisation outside Electrical Engineering
  • You need live interaction with an instructor

Course details

This course introduces Digital Integrated Circuits in a clear and practical way, explaining how tiny electronic components are combined on a single chip to build modern electronic systems. It starts with the basics of integrated circuits and their importance in everyday devices like mobiles, computers, and smart gadgets. The course then explains semiconductor fundamentals, including how materials like silicon work and how PN junctions and diodes operate. Learners are guided through transistor modeling, helping them understand how BJTs and MOSFETs function as electronic switches. The working of logic gates is explained using transistor circuits, with special focus on CMOS technology, which is widely used due to low power consumption. The course covers combinational logic circuits, where outputs depend only on inputs, and sequential circuits, which include memory elements. It also discusses how digital circuits store and process information. Important performance parameters such as speed, power usage, and noise tolerance are explained in simple terms. The impact of technology scaling on circuit performance is also introduced. Finally, the course gives practical insight into IC design techniques and layout issues, including real-world effects like parasitic elements. Overall, this course builds a strong foundation for understanding how digital chips are designed and work in real applications.

Source:
nptelhrd [Youtube Channel]

Course suitable for

Key topics covered

  • Semiconductors

  • Modelling of PN Junction Diodes

  • Modelling of BJTs

  • Diode and BJT Model Parameter Extraction

  • BJT Inverters DC and Switching Characteristics

  • Schottky Transistor

  • Specifications of Logic Circuits

  • Qualitative discussion on TTL Circuits

  • Standard TTL Circuits

  • Schottky (74s..) and Low power Schottky (74ls)

  • Advanced TTL Circuits

  • I-square L Technology

  • Edge triggered D-F/F

  • I-square L - Condition for Proper Operation

  • I- square L - Propagation delay Self aligned

  • Schottky Transistor Logic

  • Stacked I-square L

  • ECL Basic Operation

  • Quantitative analysis of ECL 10k Series gates

  • ECL 100k series; Stacked ECL gates; D-F/F

  • Emitter Function Logic; Low Power ECL;

  • Polyemitter Bipolar Transistor In ECL; Propagation

  • Heterojunction Bipolar Transistor Based ECL; ECL

  • nMOS Logic Circuits

  • nMOS Logic Circuits(cont..,); CMOS :Introduction

Course content

The course is readily available, allowing learners to start and complete it at their own pace.

25 lectures20 hr 42 min
  1. Semiconductors
    44 min
  2. Modelling of PN Junction Diodes
    49 min
  3. Modelling of BJTs
    50 min
  4. Diode and BJT Model Parameter Extraction
    50 min
  5. BJT Inverters DC and Switching Characteristics
    50 min
  6. Schottky Transistor
    48 min
  7. Specifications of Logic Circuits
    50 min
  8. Qualitative discussion on TTL Circuits
    47 min
  9. Standard TTL Circuits
    49 min
  10. Schottky (74s..) and Low power Schottky (74ls)
    50 min
  11. Advanced TTL Circuits
    50 min
  12. I-square L Technology
    50 min
  13. Edge triggered D-F/F
    49 min
  14. I-square L - Condition for Proper Operation
    50 min
  15. I- square L - Propagation delay Self aligned
    49 min
  16. Schottky Transistor Logic
    50 min
  17. Stacked I-square L
    50 min
  18. ECL Basic Operation
    51 min
  19. Quantitative analysis of ECL 10k Series gates
    50 min
  20. ECL 100k series; Stacked ECL gates; D-F/F
    50 min
  21. Emitter Function Logic;Low Power ECL;
    53 min
  22. Polyemitter Bipolar Transistor In ECL;Propagation
    52 min
  23. Heterojunction Bipolar Transistor Based ECL;ECL
    50 min
  24. nMOS Logic Circuits
    50 min
  25. nMOS Logic Circuits(cont..,); CMOS :Introduction
    51 min

Opportunities that await you!

Skills & tools you'll gain

Engineering & DesignProject ManagementResearch & Developmnet

Career opportunities

FREE

Access anytime

Questions and Answers

A: A: That's exactly what happens. The diode conducts and you get phantom powering. Seen it on the bench. B: Real risk. Injection current plus substrate coupling is how latch-up starts. C: The clamp exists to avoid that. The oxide never sees the full 3.3 V when VDD is at 0. D: Also real. Staying below breakdown doesn't mean you're inside the datasheet limits.

A: A: That's the mismatch. Symbol says active-low, net name reads active-high. That's how boards get respun. B: Triangle alone doesn't mean Schmitt here. Wrong symbol inference. C: That's not a rule. OE is often dynamic. D: Bubble on control isn't an output topology flag.

A: A: Those depend on open-drain behavior. Push-pull breaks the assumption. B: Correct fit. It enforces direction and drive both ways. C: That's a lab hack. Injection current and edge rates will bite you. D: Open-drain plus pull-ups won't meet 8 MHz cleanly.

A: A: The first flop can still go metastable. Everyone knows that. B: That's outside its scope. CDC sync doesn't align resets across domains. C: Higher fCLK lowers MTBF. Two flops don't make that vanish. D: The second flop blocks analog levels from leaking forward.