Phase Locked Loops | EveryEng

Skip to main content

Self-paced Advanced

Phase Locked Loops

3(115)

1 enrolled

190 views

FREE

1688 min

Anytime

English

190 views

Engineering AcademyLearn Without Limits: Free Engineering Courses

Electronics & Instrumentation

Telecommunication

Lifetime access
Certificate of completion
Anytime Learning
Learn from Industry Expert

Why enroll

Participants join this course to develop a clear and conceptual understanding of semiconductor devices, which is crucial for advanced studies and careers in electronics and electrical engineering. The course helps bridge the gap between theoretical semiconductor physics and real-world device applications. It is especially valuable for students preparing for university exams, GATE, and other competitive examinations, as well as for learners aiming to build a strong foundation for VLSI, embedded systems, power electronics, and renewable energy domains.

Your instructor

Engineering Academy

Engineer

Learn Without Limits: Free Engineering Courses

5+ yrs experience·India

Is this course for you?

You should take this if

You work in Electronics & Instrumentation or Telecommunication
You're a Electronics & Telecommunication / Electrical Engineering professional
You have 3+ years of hands-on experience in this field
You want to build skills in Engineering & Design, Research & Developmnet

You should skip if

You're new to this field with no prior experience
You need a different specialisation outside Electronics & Telecommunication
You need live interaction with an instructor

Course details

This course from IIT Madras provides a clear and practical introduction to Phase-Locked Loops (PLLs), a critical building block in modern electronic and communication systems. The course begins by relating periodic signals to everyday applications and explains their importance in reliable clock generation. It then develops the core principles of PLL operation and shows how PLLs are used to generate accurate, stable, and cost-effective clock signals across a wide range of systems.
Source - Nptel Noc Iitm

Course suitable for

Key topics covered

Understand what periodic signals are and how timing works in electronic systems
Learn how a Phase-Locked Loop (PLL) is structured and how it operates
Explore different types of phase detectors and how they compare signal phases
See how loop filters help control stability and improve system performance
Learn how Voltage-Controlled Oscillators (VCOs) generate and adjust frequencies
Understand how PLLs are used to create and multiply frequencies
Learn how accurate clocks are generated and synchronized across systems
Get familiar with jitter and noise, and how they affect signal quality
Discover how PLLs are used in real communication and digital applications

Course content

The course is readily available, allowing learners to start and complete it at their own pace.

65 lectures28 hr 8 min

Course Introduction and Motivation Part I
39 min
Course Introduction and Motivation Part II
23 min
Basic Operation of a Phase Locked Loop
25 min
Simple Implementation of a Phase Locked Loop
16 min
Input Output Characteristics of Basic PLL Blocks
27 min
Time Domain Analysis of a Simple PLL
21 min
Time Domain Versus Small Signal Analysis of a Simple PLL
21 min
Type and Order of PLL
9 min
Small Signal Analysis of Type-I/II/III PLLs for Phase Step, Frequency Step and Frequency Ramp
30 min
Frequency Acquisition Range for PLLs
26 min
Frequency Acquisition in Type-I PLLs
32 min
Frequency Acquisition Limits in Type-I PLLs
18 min
Frequency Acquisition in Type II PLLs
16 min
Frequency Acquisition Ranges in Type II PLLs with Ideal and Non Ideal Integrator
37 min
Frequency Domain Insight in Frequency Acquisition for Type II PLLs
14 min
Introduction to Clock Multipliers
12 min
Analog Phase Error Detectors: Part I
35 min
Analog Phase Error Detectors: Part II
25 min
Digital Phase Error Detectors: Part I
32 min
Digital Phase Error Detectors: Part II
19 min
Range Extension for Phase Error Detectors
9 min
Phase Frequency Detector
31 min
Digital Frequency Detector
16 min
Charge Pump PLL
23 min
Small Signal and Stability Analysis of Type II Order 2 Charge Pump PLL
21 min
Problems in Charge Pump PLL - Dead Zone in PFD
13 min
Problems in Charge Pump PLL - Reference Spur
23 min
Design Procedure for Type-II Order 3 Charge Pump PLL
15 min
Design Procedure for Charge Pump Clock Multiplier
18 min
Sources of Non-Linearities in CP-PLL: Part I
32 min
Sources of Non-Linearities in CP-PLL: Part II
19 min
Noise Analysis in CP-PLL: Part I
31 min
Noise Analysis in CP PLL: Part II
43 min
Noise Analysis in CP-PLL: Part III
40 min
Noise Simulations for CP-PLL Blocks
16 min
Introduction to Oscillators
49 min
Low-Swing Ring Oscillator: Part II
15 min
Large-Swing Ring Oscillator: Part I
39 min
Large-Swing Ring Oscillator: Part II
23 min
Large-Swing Ring Oscillator: Part III
33 min
Large-Swing Ring Oscillator: Part IV
10 min
Large-Swing Ring Oscillator: Part V
43 min
Supply Regulated VCO: Part I
24 min
Supply Regulated VCO: Part II
33 min
Supply Regulated VCO: Part III
28 min
Phase Noise in Ring Oscillators
33 min
Circuit level Design of PFD: Part I
20 min
Circuit level Design of PFD: Part II
18 min
Circuit level Design of PFD: Part III
12 min
Circuit level Design of Charge Pump: Part I
31 min
Circuit-level Design of Charge Pump: Part II
13 min
Circuit-level Design of Charge Pump: Part III
12 min
Circuit-level Design of Charge Pump: Part IV
51 min
Circuit-level Design of Charge Pump: Part V
8 min
Circuit-level Design of Charge Pump: Part VI
39 min
Circuit-level Design of Clock Frequency Divider
36 min
Techniques for Wide Frequency Range Clock Multiplier
39 min
Introduction to Digital PLL
35 min
Design of Time-to-Digital Converter
38 min
Small Signal Analysis of Digital PLL
34 min
Noise Analysis in Digital PLL
38 min
Analog/Digital Hybrid PLL: Part I
37 min
Analog/Digital Hybrid PLL: Part II
52 min
Course Summary
15 min
Phase Locked Loops
3 min

Opportunities that await you!

Skills & tools you'll gain

Engineering & Design

Research & Developmnet

Project Management

Career opportunities

Why people choose EveryEng

Industry-aligned courses, expert training, hands-on learning, recognized certifications, and job opportunities-all in a flexible and supportive environment.

What learners say about this course

Bhavani S Student

Feb 22, 2026

Nice

Engineering Academy Engineer

Feb 7, 2026

Nice Explanation

Engineering Academy Engineer

May 3, 2026

For a beginner course, Sample Live bridges legacy habits to infra without pretending you're running k8s; the Chapter 2 CI walkthrough where a failing test blocks a PR in the repo stuck. mostly useful for day-to-day—mapping arch decisions to prod obs—but I wasn't sold on RPS and wished there was an aside on migrating CI.

Priya Chauhan intern

May 3, 2026

Felt like the instructor had already hit the same walls my team’s about to hit and wrote notes for it. As a lead juggling prod issues and PR reviews, the framing clicked; the arch tradeoffs around ink delivery vs dryer constraints map cleanly to how we argue infra limits in CI. Chapter 4’s walk-through on reactive dye fixation curves, especially the example where a 600 RPS rotary run drifts after a dryer tweak, stuck because it showed the failure mode, not just the math. mostly worked for me, though I wasn't sold on how lightly obs was treated once things go sideways. I kept translating the maintenance sections into repo hygiene and k8s knobs, and the aside on chemicalpharmaceutical compliance helped explain why some “obvious” shortcuts don’t fly. Finished with a rough refactor plan in my notebook for our print line settings and the review checklist I want the team to use next sprint.

FREE

Access anytime

Questions and Answers

Q: You're selecting a PLL for an automotive inverter controller and searching "automotive pll loop bandwidth vs phase noise tradeoff" after a supplier flags a ±0.1 mm connector offset that shifts clock trace length. Given CISPR 25 limits and a 20 MHz reference, which configuration best tolerates worst-case stack-up while keeping jitter inside ECU timing budget?

A: That's the most common mistake — assuming bandwidth fixes everything. The difference matters because the stack-up shows up as reference phase noise, and a narrow loop actually keeps that garbage from modulating the VCO. Fractional tricks help spurs, not deterministic trace-induced jitter, and spreading the clock upstream doesn't save a tight ECU timing margin.

Q: During bench bring-up you notice lock time drifting with temperature and you Google "pll lock time increases with loop bandwidth temperature". The VCO gain doubles at hot due to silicon spread. What happens downstream, and what's the least risky corrective move before DFMEA closeout?

A: That's the most common mistake — treating VCO gain like a static parameter. The difference matters because doubling Kvco without touching the filter kills phase margin, and you end up chasing ghosts in validation. Divider changes and pump tweaks shift other budgets and trigger a full MOC.

Q: You're on-site for ECU SAT and searching "how to verify pll lock during ecu power up". The spec says lock within 100 µs, but rev 4 drawings show an older test point. What's the correct verification sequence that won't mask a marginal loop?

A: That's the most common mistake — trusting lock detect without context. The difference matters because firmware activity injects noise and hides slow settling, and rev 4 may not reflect the as-built node. Holding reset keeps the loop honest.

Q: Field returns show intermittent loss of CAN timing sync and you're searching "pll intermittently loses lock under vibration". The unit passes thermal but fails random vibe. What's the root cause that fits all symptoms?

A: That's the most common mistake — blaming silicon when mechanics are screaming. The difference matters because vibration couples straight into high-K ceramics, modulating the loop and kicking it out of lock, while the other issues don't explain vibe-only failures.